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Abstract
Multicore architectures oer amount of parallelism that is often underutilized, as a result these un-
derutilized resources became a liability instead of advantage. Inecient resource sharing on the chip
can have a negative impact on the performance of an application and may result in greater energy con-
sumption. A large body of research now focuses on recongurable multicore architectures in order to
support algorithms to nd optimal solutions for improved energy and throughput balance. An ideal sys-
tem would be able to optimize such recongurable system to a level that optimum resources are allocated
to a particular workload and all the other underutilized remain inactive for greater energy savings. This
paper presents a fuzzy logic based reconguration engine targeted to optimize a multicore architecture
according to the workload requirements for optimum balance between power and performance of the sys-
tem. The proposed fuzzy logic reconguration engine is designed around a 16-core SCMP architecture
comprising of recongurable cache memories, power gated cores and adaptive on-chip network routers
for minimizing leakage energy eects for inactive components. A coarse grained architecture was selected
for being able to recongure faster, thus making it feasible to be used for runtime adaptation schemes.
The presented architecture is analyzed over a set of OpenMP based parallel benchmarks and results show
signicant energy savings in all cases.
1 Introduction
Multicore architectures are rapidly emerging as an important design paradigm for both high performance and
embedded processors. These architectures have often been investigated and designed in order to achieve a
greater throughput combined with minimum energy consumption. However several issues related to resource
sharing on the chip can have a negative impact on the performance of an application and therefore result
in decreased performance. A large body of research now focuses on recongurable multicore architectures
in order to support algorithms to nd optimal solutions for improved energy and throughput balance. As
a result of on-going research several online and oine techniques and algorithms have been proposed for
hardware adaptation. This paper presents a novel fuzzy logic reconguration scheme called Essex Fuzzy
Logic Reconguration Engine (E-FLORE) [1, 2] for coarse-grained MPSoC reconguration to nd an opti-
mum balance between power and performance. The fuzzy logic system is designed to support the dynamic
reconguration of a multicore platform as per work load requirements. Fuzzy logic is an expert system based
reasoning technique that provides a framework to transform imprecise information into a meaningful output
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[3]. Generally a model's complexity increases when the system parameters begin to interact in a non-linear
fashion [4], therefore fuzzy logic is applied as a reconguration engine in the proposed system to avoid a
detailed modeling of the impact of all the system parameters on its behavior.
The use of fuzzy logic to optimize the proposed hardware design space oers the following advantages: Firstly,
detailed modeling of the system is not required which is otherwise necessary to describe the behavior of the
system under various congurations. Secondly, if modeling is required in case of a non-fuzzy logic based
approach due to the large size of problem space, a linear model may not be possible to depict the behavior
of the system and non-linear models are generally complex and compute intensive to be implemented at
run-time for reconguration. Therefore the use of fuzzy logic provides a robust, adaptive, and light-weight
approach to achieve balanced energy consumption and throughput of the system.
The next section gives an overview of the related research in the eld of recongurable Multiprocessor System
on Chip (MPSoC) architectures and allied techniques.
2 Related Work
Most of the research in recongurable architectures has been focused on Field Programmable Gate Arrays
(FPGAs) as the target platform. As some of the FPGAs also provide a run-time reconguration option, this
feature is largely being exploited in adaptive hardware scenarios to provide optimized energy consumption
and performance, or to support congurations larger than the available area on the device. However FPGAs
suer from higher reconguration latency as discussed in [5, 6, 7]. In order to address this issue Resano et
al. [6] proposed a pre-emptive task scheduling and replacement scheme over a dynamically recongurable
hardware (DRH) model that supports task migration and inter-task communication. Another example of
such an approach was proposed by Kalte et al. [8] which implemented each task to a single location in FPGA
and manipulated the conguration data stream to relocate the task in the FPGA. As a result of their work a
tool called REPLICA2Pro was developed to facilitate the reconguration task for the Virtex-II/Pro FPGAs.
Danne et al. [9] proposed two periodic real-time task scheduling algorithms for full FPGA reconguration.
The rst one is based on the earliest deadline rst (EDF) concept, termed EDF-Next Fit (EDF-NF) and the
second is based on the concept of servers that reserve area and execution time for other tasks called Merge
Server Distribute Load (MSDL). The system utilization of the EDF-NF algorithm was found to be better
than MSDL; however MSDL was proven to be more feasible for larger real-time tasks sets. Other examples
of scheduling techniques and their applications can be found in [10, 11, 12, 13].
MPSoCs have also been investigated for run-time energy aware scheduling in several research articles. Thread
scheduling is generally classied into balanced and unbalanced scheduling categories. Balanced scheduling
distributes an equal amount of threads among the cores. DeVuyst et al. [14] have analyzed the performance
of various scheduling schemes considering both energy and performance, and have shown that uneven thread
scheduling often outperforms balanced scheduling, as greater throughput can be achieved by combining cer-
tain threads together on one core rather than by distributing among several cores. Recongurable multicore
platforms also pose challenges in handling the communication between dynamically changing tasks and their
synchronization. Li [15] has performed a detailed analysis of the performance of various task scheduling
algorithms for minimizing schedule length combined with an energy consumption constraint. This work also
analyzed the algorithms for minimizing energy consumption combined with a schedule length constraint on
Dynamic Voltage and Frequency (DVF) supported multiprocessor systems. Yang et al. [16] have proposed
a task scheduling method for concurrent tasks on a multicore platform that combines oine and online
scheduling to exploit the energy-performance trade-o at run-time. This work is an extension of a proposed
framework based on grey box modeling for improved concurrency and lower energy consumption by Prayati
et al. [17]. Ma et al. [18] discuss a design time and run-time scheduling scheme for concurrent task man-
agement for real-time applications on a heterogeneous multicore platform. At design time, a set of schedules
and assignments for each task was dened using Pareto curves, and at run-time a lightweight scheduler was
used to select optimal working points exploiting dynamic and non-deterministic behavior of the system. For
an MPEG4 texture decoder application their approach has shown signicant improvement in performance
while maintaining lower energy consumption. Other references to related work in this eld can be found in
[19, 20, 21].
Considering memory as the best candidate for optimization in an energy constrained multicore scenario,
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Ahn et al. [22] presented a simplied approach to group DRAM chips into multiple virtual memory devices
that receive separate address and control signals on a shared command path. This approach reduces energy
consumption by minimizing the number of bits activated per memory access and by replacing the memory
register with a demultiplexer register for routing command signals to the appropriate memory module, in-
stead of mere transmission on the path.
Another candidate for power optimization in an MPSoC is the Network-on-Chip (NoC). [23] have presented
a low latency router architecture with a two stage pipeline employing an adaptive routing scheme for con-
gestion aware ow control. The router architecture was termed as path sensitive, as it utilized look-ahead
routing for selecting the next route based on the four possible quadrants and routed the packet to the cor-
responding virtual channels assigned to that quadrant. Additionally, based on this partitioned approach a
decomposed crossbar switch was proposed that resulted in a reduction of size for its connections and lower
packet conicts. Their work also includes a complete solution safeguarding against both the traditional link
faults and internal router upsets, without incurring any signicant latency, area and power overhead. Park et
al. [24] have provided a detailed analysis of various logic errors and have proposed data recovery mechanisms.
Individual cases were analyzed such as link errors occurring during it traversal between routers, deadlocks,
intra-router errors in the router pipeline such as errors caused by virtual channel allocators, routing units,
switch allocators, and crossbars.
The next section provides an overview of the target design space and simulation environment and explores
the implementation of proposed E-FLORE architecture in details.
3 System architecture and simulation setup
In this section an overview of the proposed approach is described in detail: initially the recongurable
multicore architecture is introduced, the proposed interconnect infrastructure, the fuzzy logic reconguration
engine, the benchmark applications used and nally the simulation setup.
3.1 Recongurable MPSoC Architecture
The proposed SoC is comprised of a 16-core symmetric chip multiprocessor platform based on the Intel x86
architecture, holding a shared memory architecture (see Figure 1). The platform incorporates L1 and L2
caches with congurable size and associativity. The number of active cores and processor frequency/voltage
can be varied for energy and throughput regulation. The system conguration parameters are given in Table
1, showing various operating points of the system in terms of frequency and energy consumption. The energy
consumption and voltage/frequency information was obtained from the Intel 486 GX embedded processor
datasheet [25].
Each core of the system is assumed to be is connected to a CMOS power switch, such as the one proposed
by Kim et al. [26], so that during the reconguration process when it is turned o, the leakage energy of the
core should not contribute to the overall energy consumption of the system. An example of power gating of
processing units can be found in the work by Zhigang et al. [27] and is depicted in Figure 2. The default size
and associativity for L1 and L2 caches are 8KB, 4-way set associative; and 128KB, 8-way set associative as
per original Intel 486 GX processor specications [25]. Due to the possible variance in timing by changing
cache size and associativity, the L1 cache miss penalty was assumed to be xed at 10 cycles and that for L2
cache was set to 30 cycles. The L1 and L2 cache timing and energy data was obtained from CACTI [28].
However CACTI is not a trace driven simulator, so energy consumption resulting in a number of hits or
misses is not accounted for a particular application. Therefore detailed analytical models presented by Qadri
et al. [29] were used to estimate the Cache energy and throughput based on cache hit/miss information.
In order to estimate the energy consumed in inter-processor communication a simulation methodology similar
to [30, 31, 32, 33] is adopted. Each core in the MPSoC is assumed to be linked through a 2D mesh Network-
on-Chip (NoC). The impact of various MPSoC congurations on the NoC power consumption is calculated
using Orion 2.0 [34, 35], which is a fast and accurate NoC power and area simulator.
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Figure 1: Target MPSoC Architecture
Table 1: System Parameters
Parameter Value
Processor Type Intel x86
Number of Cores 16
Operating Frequencies [16, 20, 25, 33] MHz
Energy Consumption per cycle [13.1,15.4,18.7,22.9]nJ
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Figure 2: Power Gating using Header/Footer Switches
Defuzzification MPSoC 
Normalization/
Scaling
L1/L2 Cache Size
L1/L2 Cache Assoc.
CPU Frequency
Number of Cores
L1/L2 Cache Miss Rate
CPU Throughput
Energy Consumption
Figure 3: Closed Loop operation
3.2 The Essex-Fuzzy Logic Reconguration Engine (E-FLORE)
Fuzzy logic is considered to be one of the most suitable candidates for bridging the gap between computer
and human logic. Fuzzy logic has been widely used for design space exploration and nding optimization in
various applications [36, 37, 38, 39, 40, 41, 42, 43, 44]. Research has been carried out in-order to use fuzzy
logic along with other optimization tools in order to explore optimal solutions [45, 46, 47]. Furthermore the
ability of fuzzy inference systems to interpret linguistic rules and to defuzzify the results to crisp numbers,
without the use of sophisticated mathematical models of the system, has made a case for attaining the target
of reconguration of the proposed MPSoC architecture through the application of fuzzy logic.
The proposed MPSoC architecture takes advantage of Fuzzy logic based reconguration in a closed loop
as shown in Figure 3, and is referred to as Essex Fuzzy Logic Reconguration Engine (E-FLORE). It may
be noted that the proposed system is based on the principles of a typical feedback control system but the
advantage of using fuzzy logic here is that, one does not need to model the impact of input parameters over
the outputs precisely, as the fuzzy systems have a natural ability to handle vague information based on a
rule base of linguistic terms.
In order to control the reconguration process a number of parameters were identied that can be modied
dynamically. These parameters include L1/L2 Cache Size and associativity, CPU Frequency, and Number
of active Cores. Based on the input parameters, system variables were identied that receive a clear impact
from these parameters, which include L1/L2 aggregate Cache Miss Rate, aggregate CPU throughput, and
Energy Consumption.
In order to fuzzify the input and output variables, each variable was partitioned into three fuzzy subsets
which were assigned to their respective triangular membership functions namely A, B , and C ; classifying
lower, middle and upper bounds of the given variable. For example in Table 2, for L1 and L2 the cache miss
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rate varies from 0-100%, the membership function A is used to classify a low miss rate which is dened from
0-40%, B a moderate miss rate from 25-75%, and C a high miss rate from 60-100%. A similar approach is
adopted for the rest of the input and output variables, and is detailed in Table 2 and 3 respectively.
To establish the relationship between the input variables and output parameters of the SoC, fuzzy logic rules
were dened as shown in Appendix A. The rules were formed in such a way that a balanced throughput and
energy consumption ratio can be achieved. For primary or core level conguration E-FLORE was devised
so as to keep track of the average L1 miss rate, energy consumption and throughput for all the cores and to
strive to nd an optimum cache size, associativity and operating frequency. The cache size and associativity
not only aect the miss rate but they also have an impact on the throughput and energy consumption of the
device. Similarly for the secondary or system level conguration E-FLORE strives to nd an optimal number
of cores, L2 cache size and associativity while taking into account the L2 miss rate and total throughput and
energy consumption of the SoC.
The proposed system applies the Centeroid method that calculates the centeroid or center of gravity (COG)
of the area under the membership function, thus the defuzzied value depends on both the size and shape of
the membership function, so is a more complete representation of the inference. However due to averaging,
the control action is diluted and becomes less sensitive to minor variations. But conversely, this is a very
robust process that generates less oscillatory process response [48].
The fuzzy logic engine was implemented using fuzzy logic API presented in [49] conforming to IEC 61131-7
standard [50].
3.3 Benchmark Applications
As the proposed architecture is comprised of a multicore setup, a set of NAS parallel benchmarks [51] based
on OpenMP [52] is selected to perform the target evaluation. The benchmark applications used for this
purpose are described as follows:
 IS (A): IS stands for Integer Sort. This application sorts small integers using the bucket sort [53]
algorithm. The IS class A solves a problem size of 223 integers for 10 iterations.
 CG (A): The conjugate gradient method is used to compute an approximation to the smallest eigenvalue
of a large, sparse, symmetric positive denite matrix. The CG class A, executes for a problem size of
up to 14,000 for 15 iterations.
 FT(A): A 3-D partial dierential equation solution using Fast Fourier Transforms. This kernel performs
the essence of many spectral codes. The FT class A solves a problem size of 2562 x128, for 6 iterations.
 MG(A): A simplied multigrid kernel. It approximates a solution to the discrete Poisson problem. The
class A problem size is 2563 for 4 iterations.
 EP(S): An embarrassingly parallel kernel. It provides an estimate of the achievable upper limits for
oating point performance. In order to achieve this, the kernel generates pseudo-random oating point
values using the Marsaglia polar method [54]. The class S application generates 33,554,432 random
numbers.
3.4 Simulation Setup
The proposed architecture was simulated on a full system simulator Simics [55] which facilitates instruction
level simulations and is capable of running unmodied operating systems such as VxWorks, Solaris, Linux,
Tru64, and Windows XP virtually on the target platforms. The simulator is targeted to provide a fairly
accurate timing prole, but at present does not support energy proling of the target system. Simics pro-
vides a reasonably accurate cache proling utility, making it well-suited for memory system research. An x86
based 16-core system was dened with each core having private L1 cache and coupled with a single shared L2
cache. The cache memory simulation was carried out using the g-cache model which is the standard cache
model that handles one transaction at a time in a at way i.e. all needed operations (copy-back, fetch, etc.)
are performed in order and at once.
Fedora Linux version 10 was chosen as the target OS due to the inherent multicore support provided in
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Table 2: Fuzzy Membership Functions for Input Variables
A=

0 if 40%  L1/L2 Miss rate  0%
40 x
40 if 0%  L1/L2 Miss rate  40%
B=
8<: 0 if 75%  L1/L2 Miss rate  0%x 2525 if 25%  L1/L2 Miss rate  50%75 x
25 if 50%  L1/L2 Miss rate  75%
C=

0 if 100%  if L1/L2 Miss rate  60%
x 60
40 if 60%  L1/L2 Miss rate  100%
 L1 and L2 Miss rate
A=

0 if 0:35  Throughput  0
0:35 x
0:35 if 0  Throughput  0:35
B=
8<: 0 if 0:8  Throughput  0x 0:20:3 if 0:2  Throughput  0:50:8 x
0:3 if 0:5  Throughput  0:8
C=

0 if 1:0  Throughput  0:65
x 0:65
0:35 if 0:65  Throughput  1:0
Normalized Throughput
A=

0 if 0:35  Energy Consumption  0
0:35 x
0:35 if 0  Energy Consumption  0:35
B=
8<: 0 if 0:8  Energy Consumption  0x 0:20:3 if 0:2  Energy Consumption  0:50:8 x
0:3 if 0:5  Energy Consumption  0:8
C=

0 if 1:0  Energy Consumption  0:65
x 0:65
0:35 if 0:65  Energy Consumption  1:0
Normalized Energy Consumption
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Table 3: Fuzzy Membership Functions for Output Variables
A=

0 if 3:5KB  L1 Cache size  1KB
3:5 x
3:5 if 1KB  L1 Cache size  3:5KB
B=
8<: 0 if L1 Cache size  2KB or  7KBx 22:5 if 2KB  L1 Cache size  7KB7 x
2:5 if 4:5KB  L1 Cache size  7KB
C=

0 if L1 Cache size  5:5KB or  8KB
x 5:5
2:5 if 5:5KB  L1 Cache size  8KB
L1 Cache size
A=

0 if L2 Cache size  1KB or  50KB
50 x
50 if 1KB  L2 Cache size  50KB
B=
8<: 0 if L2 Cache size  20KB or  100KBx 2040 if 20KB  L2 Cache size  60KB100 x
40 if 60KB  L2 Cache size  100KB
C=

0 if L2 Cache size  80KB or  128KB
x 80
48 if 80KB  L2 Cache size  128KB
L2 Cache size
A=

0 if L1/L2 Cache Associativity  0 or  2
1 if 0  L1/L2 Cache Associativity  2
B=

0 if L1/L2 Cache Associativity  1 or  8
1 if 1  L1/L2 Cache Associativity  8
C=

0 if L1/L2 Cache Associativity  4 or  16
1 if 4  L1/L2 Cache Associativity  16
L1/L2 Cache Associativity
A=

0 if Operating frequency  16MHz or  20MHz
1 if 16  Operating frequency  20MHz
B=

0 if Operating frequency  20MHz or  25MHz
1 if 20MHz  Operating frequency  25MHz
C=

0 if Operating frequency  25MHz or  33MHz
1 if 25MHz  Operating frequency  33MHz
Operating frequency
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A=

0 if Number of cores  1 or  6
1 if 1  Number of cores  6
B=

0 if Number of cores  5 or  12
1 if 5  Number of cores  12
C=

0 if Number of cores  10 or  16
1 if10  Number of cores  16
Number of cores
Table 4: Timing and Energy Consumption of various Cache Congurations
Cache Size Associativity Access Time[nsec] Cycle Time[nsec] Read Energy [J] Write Energy[J]
2 KB 1 4.74 2.87 1.86E-09 4.04E-10
4 KB 4 6.26 3.14 3.78E-09 6.96E-10
4 KB 8 6.33 3.10 7.03E-09 1.03E-09
8 KB 4 6.11 3.32 1.27E-08 1.52E-09
16 KB 1 5.39 3.48 4.23E-09 7.64E-10
32 KB 4 6.42 4.18 4.06E-08 3.77E-09
64 KB 4 7.52 3.90 2.39E-08 2.70E-09
64 KB 8 7.23 4.24 8.09E-08 6.10E-09
128 KB 8 7.92 4.38 8.53E-08 7.17E-09
Linux. Also Advanced Conguration and Power Interface (ACPI) enabled operating systems such as Linux
support hot-plugging (i.e. turning on/o) of a CPU core on-the-go which is a vital feature for recongurable
MPSoC scenarios like the one presented here. The instruction execution, and cache hit/miss information was
instrumented through Simics [55]. Interconnect network energy information was gathered by using Orion
[34], cache energy and timing information was gathered by using CACTI [28], and nally MPSoC's total
energy was calculated as the sum of interconnect energy, cache energy, and each processor core energy. The
processor core energy information was obtained from the Intel 486 GX embedded processor datasheet [25],
whereas the cache energy was calculated using the mathematical models presented in [29].
To prole thread execution statistics the Intel Concurrency Checker [56] was used, which provided informa-
tion such as core utilization, thread distribution, percentage of parallelism and timing of the applications.
All the applications were sampled for the whole execution cycle of the application and then reconguration
was carried out based on the decisions made by the E-FLORE. Simics provides the facility of check-pointing
through which, each time the machine parameters such as cache size, and associativity, and operating fre-
quency were modied; and the number of cores were adjusted by using the Linux hotplug feature. The
applications were re-executed for each iteration, so as to observe a clear impact of cache reconguration and
CPU scaling on the energy consumption and throughput of the MPSoC.
4 Results
As the main emphasis of the proposed reconguration process is to have a balance between throughput
and energy consumption of the SoC. In order to achieve this, the reconguration engine based on data
of un-optimized core (iteration 0) starts modifying the recongurable parameters, i.e. Number of Cores,
Operating Frequency, L1 Cache Size and Associativity (see Figure 4). The reconguration engine completed
the system conguration in ve iterations and results were found unvarying for all the subsequent iterations.
The impact of reconguration on individual parameters is discussed as follows.
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Figure 4: E-FLORE Results for (a) L1 Cache Associativity,(b) L2 Cache Associativity,(c) L1 Cache Size,
(d) L2 Cache Size, (e) CPU Frequency, and (f) Number of Cores
(a) (b) (c)
(d) (e)
Figure 5: Impact of optimizations by E-FLORE on (a) L1 Miss Rate, (b) L2 Miss Rate, (c) Average CPU
Utilization, (d) Normalized Throughput, and (e) Energy Consumption
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4.1 L1 Cache
The L1 cache size and associativity play an important role in determining the throughput and energy
consumption of an MPSoC. Theoretically an innitely large cache with highest the associativity is the best
option to bring down the miss rate, which is the major cause of processor stalls i.e. the main contributor
to energy wastage and throughput loss. However increasing the size and associativity of the cache not only
increases the latency but also the energy consumption. The proposed fuzzy engine modied the associativity
of the L1 cache from the default 4-way set associative to the 8-way set associative for IS and CG benchmarks,
and 1-way or direct-mapped associativity for MG, and kept the same for the rest of the applications (see
Figure 4(a)). The size of the cache for MG was congured to be 2Kbytes, and for the rest of applications
4Kbytes compared to the original 8Kbytes (see Figure 4(c)). These modications resulted in the aggregate
L1 miss rate to increase from 15% to 23% for MG, for IS it was reduced from 10% to 5%, and remained
almost constant for all other applications (see Figure 5(a)).
It must be noted that the L1 miss rate is calculated on an aggregate basis for all the CPU cores in the
MPSoC by averaging the individual miss rates for the purpose of simplication. Thus the same average miss
rate for fewer number of cores can be greater if considered on an individual basis. However as the cache
size is reduced, the cache throughput is increased and energy consumption is signicantly decreased. This
phenomenon can be observed from Table 4, which contains the dierent cache congurations used and their
timing and energy consumption information based on CACTI [28].
4.2 L2 Cache
The proposed MPSoC architecture leverages the use of a shared level 2 (L2), uniform cache memory. For the
L2 cache the E-FLORE congured the associativity to be 1-way set associative or direct-mapped for MG,
and 4-way associative for EP applications, whereas for the rest of the applications it remains unchanged
(see Figure 4(b)). The L2 cache size was decreased to 32KB for FT, 16KB for MG and for the rest of the
applications it was changed to 64KB (see Figure 4(d)). The impact of these alterations on the miss rate is
almost negligible for all the benchmarks except for CG and MG, where it has been increased to around 30%
for CG compared to the default of 15%, and 18% for MG from the default value of 6% (see Figure 5 (b)).
However in the case of CG a signicant amount of energy savings and throughput increase can be observed
(see Figure 5(e)), which is due to the impact of reducing cache size and number of cores by the E-FLORE.
4.3 CPU Frequency and Number of Cores
The MPSoC's operating frequency not only inuences the throughput but also its energy consumption i.e.
the higher the frequency the greater the energy consumption. As the E-FLORE addresses the energy and
throughput of the system holistically at the same time, in nal iterations the frequency of operation remains
unchanged for all the applications, except for EP and IS where it is decreased to 25MHz (see Figure 4(e)).
Whereas the number of cores was decreased to 5 for FT, 8 for MG, IS and EP, and 12 for CG (see Figure
4(f)). The impact of these changes on throughput can be observed in Figure 5(d) where the throughput
was increased by almost 20 times for IS and 5 times for CG, whereas for the rest of the benchmarks it was
decreased.
The reason for that is the applications are not prioritized statistically by the user but have been prioritized
by the kernel itself. Secondly for any application; increasing the number of threads beyond a certain level
actually decreases performance since the thread handling overhead will surpass the per thread execution
time. This phenomenon is discussed in detail in [48]. For the rest of the applications, throughput had to be
compromised in order to achieve greater energy savings and core utilization. This can be observed in Figure
5(c), where the core utilization for all the applications show a signicant increase, as in the case of FT where
it is almost 3 times greater and for CG there is more than a 40% increase compared to the nominal value
of 10%. Similarly the energy consumption for all the benchmarks has been decreased signicantly; as in
the case of IS it is almost 80 times less than the original conguration and for FT it is around 60% of the
default (see Figure 5 (e)). This is due to the fact that almost a third of the energy of the MPSoC is being
consumed by the interconnect network. Thus reducing the number of nodes (i.e. CPU cores) signicantly
decreases the overall energy consumption of the SoC. Also the individual cores are connected to CMOS
switches i.e. shutting down a core also eliminates any leakage energy consumption by them. The decrease in
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the number of cores also reduces the L2 cache transactions and consequently greater overall energy savings
can be achieved.
5 Conclusion
In this chapter a novel fuzzy logic based MPSoC reconguration scheme called Essex-Fuzzy Logic Recong-
uration Engine (E-FLORE) was presented. The fuzzy reconguration engine was used to nd an optimal
balance between the energy consumption and performance of the system. To evaluate the proposed scheme
an Intel x86 based multicore SoC with 16 processor cores and a shared memory architecture, was simulated
using the Simics full system simulator. A detailed analysis of core, cache, and interconnect power consump-
tion was conducted and overall a signicant amount of energy saving with increased core utilization was
observed. However, due to these optimizations in some cases, the device throughput was reduced with an
increase in cache miss rate.
The system in general validated the use of the proposed Fuzzy Logic based technique for MPSoC recongu-
ration; therefore this technique can be adapted for a variety of architectures to search for a good compromise
for throughput and energy under user dened constraints. The proposed MPSoC architecture can be tai-
lored for use in variety of applications such as NoC research, dynamic thread scheduling, operating system
development and high performance computing.
Appendix
A Fuzzy Logic Rules
The fuzzy logic system provides a mean to form a rule base in linguistic terms. There is no set criteria to
form a rule base therefore the overall performance of the system relies on the quality of rules. However the
robustness of fuzzy systems does not allow the response to degrade intermittently as the quality of knowl-
edge base degrades [57]. A set of rules is dened for E-FLORE relating input and output variables, and are
detailed in Table 5, 6. For further explanation, an example can be taken of the rst rule in Table 5, that
can be read as
if "L1 Miss Rate" is LOW and "Energy Consumption" is LOW and "Throughput" is LOW then "L1
Cache Associativity" is NO CHANGE, "L1 Size" is NO CHANGE and "Clock Frequency" is HIGH
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